We have measured the excited state lifetimes in Josephson junction phase and transmon qubits, all of which were fabricated with the same scalable multi-layer process. We have compared the lifetimes of phase qubits before and after removal of the isolating dielectric, SiN x , and find a fourfold improvement of the relaxation time after the removal. Together with the results from the transmon qubit and measurements on coplanar waveguide resonators, these measurements indicate that the lifetimes are limited by losses from the dielectric constituents of the qubits. We have extracted the individual loss contributions from the dielectrics in the tunnel junction barrier, AlO x , the isolating dielectric, SiN x , and the substrate, Si/SiO 2 , by weighting the total loss with the parts of the electric field over the different dielectric materials. Our results agree well with and complement the findings from other studies, demonstrating that superconducting qubits can be used as a reliable tool for high-frequency characterization of dielectric materials. We conclude with a discussion of how changes in design and material choice could improve qubit lifetimes by up to a factor of 4.
Introduction
A great deal of research has recently been dedicated to scaling up quantum computers from a few qubit regime to networks of quantum bits. These efforts have concentrated both on creating more robust qubit designs and on better controlling the environmental non-idealities. Josephson junction (JJ) qubits, which include phase qubits [1, 2] , flux qubits [3] , transmon [4, 5] , quantronium [6] , and charge qubits [7, 8] , are contenders in this effort of increasing the complexity of quantum electronics. In the first JJ qubit experiments, the coherence times were a few ns [6] and today, around one decade later, dozens of µs have been reported [9] . This impressive development comes from improvements in circuit design, with new ideas for devices [4, 6, 10, 11] and from thorough material research [12] [13] [14] [15] .
From the perspective of reaching a scalable solution for multiple JJ qubits, fabrication by multi-layer technology seems preferable. For these qubits, the isolating material between the layers and the large tunnel junction sizes increase the coupling to unwanted degrees of freedom. A lot of work has been done to investigate these decoherence mechanisms and to quantify the quality of materials [12] [13] [14] [15] [16] . One limitation for these qubits originates from dielectric losses due to two-level systems (TLS), acting as electric dipoles [12, 16, 17] . In the frequency regime of multi-layer JJ qubits, 1-10 GHz, electric losses in the dielectrics are dominated by dipole relaxations. The dissipation can be quantified and measured through the loss factor, tan δ, which can also be used to quantify the lifetimes of qubits that are limited by relaxation to TLS [12] .
In this paper, we quantify the losses resulting from dielectric layers in two different qubit systems, a phase and a transmon qubit, made within the same multi-layer process. We have used their respective excited state lifetimes, combined with measurements of the photon lifetimes in coplanar waveguide (CPW) resonators, to extract the dielectric losses of the materials used at ultra-low temperature and with small probe powers. Unlike similar studies, ours has also correlated the reduction of dielectric materials through sample post-processing to greatly improve the qubit lifetime. It is worth noting that often the quality of devices goes down when more steps are added to a process. Measurements from two different qubit types and CPWs have been used to quantify the quality of a highly scalable production process [18] .
Experimental details
Both Josephson junction phase qubits and transmon qubits [1, 2, 4, 5] were fabricated on thermally oxidized 625 µm thick, 50 cm p-type Si substrates. The 300 nm thick thermal oxide was grown at 1000 • C by wet oxidation. Tunnel junctions of the qubits have AlO x tunnel barriers and sputter deposited Al top and bottom electrodes (see figures 1(a) and (b)). Tunnel junction area is defined by a through dielectric via process described and characterized in detail in [18] . We followed the process of [18] except that here we used 250 nm SiN x dielectric (deposited by plasma enhanced chemical vapour deposition at 180 • C). All patterns have been defined using UV lithography. The transmon Josephson junctions were configured in a SQUID geometry with a nominal junction area A j = 0.5 µm 2 (see figures 2(a) and (b)), shunted with an interdigital capacitor (IDC), C t s , and embedded into a CPW resonator designed for f c 5 GHz (for device parameters, see table 1). The charging energy is defined through E C = e 2 /2C , where C is the qubit total capacitance [4] . The phase qubits were made with the same technology, with the addition of a metallic bridge layer for galvanic contact between bottom and top Al layers. This adds two process steps, definition of vias in the SiN x and a bridge metallization of Al through lift-off (see figure 1(a) ). The phase qubits were made with the Josephson junction in a RF-SQUID configuration, with a nominal junction area of 1.7 µm 2 , and coupled to an asymmetric DC-SQUID for read-out [2] The removal gives rise to the change in total capacitance. The phase qubits are also coupled to f c = 6 GHz CPW resonators, but they were far detuned and not considered in these studies. Even though we compare two JJ qubits from different regimes (phase and intermediate charge-flux qubits), their tunnel junction barriers have similar physical dimensions, and hence they can be regarded as similar from a material point of view and in the analysis of the dielectric losses.
Measurements have been made on five different devices-two CPWs, two PQs and one transmon-with different parameters to get information about the losses. The measurements for the devices have been made at different frequencies in the range 3-10 GHz at the base temperature (∼30 mK) of a dilution refrigerator. All measurements have been performed with low energy excitations with V rms < 1 µV.
The CPW resonators were designed as 1.26 cm long transmission lines of 50 characteristic impedance, terminated with C c = 5 fF coupling capacitors at both ends. They were characterized by transmission measurements in order to extract the resonance peak linewidth that defines the loaded Q value, Q L . The CPW resonators are under-coupled and the intrinsic Q value, Q 0 , is determined by Q 0 = Q L /(1 + S 21 (f c )) where S 21 (f c ) is the measured insertion loss [19] .
For the qubits we have measured the excited state lifetime through the decay time after π -pulse Rabi excitations [6] . The transmon measurement was realized by a two-tone excitation technique, where both a measurement signal and the Rabi pulse were sent through the CPW resonator. The read-out of the transmon was done in the weak dispersive limit [20] , with CPW coupling g/2π ∼ 40 MHz and CPW Table 1 . Sample parameters. The parameters that are not applicable are marked with '×', and non-relevant ones with '-'. The tunnel junction areas A j indicate the nominal values and the tunnel junction resistance R j is measured from an on-chip test junction. The values of the Josephson coupling energy, E J , are extracted from R j through the Ambegaokar-Baratoff relation [23] . Total capacitances, C , are estimated from the circuit designs. C can also be estimated from frequency spectroscopy measurements, with the aid of estimates of E J . The error bounds for C when using E J for the calculation are hard to estimate compared to the geometrical capacitances, which we have used here. detuning ∼ 2 GHz. For the phase qubit measurements, the Rabi excitation was applied with a flux bias line which is inductively coupled to the JJ loop (figures 2(c) and (d)). The read-out was done by applying a short read-out flux pulse to the JJ, which discriminates between the ground and excited state of the qubit. This long lived state was then measured with the inductively coupled DC-SQUID. The phase qubit energy level spectroscopy data in figure 3 were obtained by sweeping the frequency and the applied flux bias. The spectroscopy data illustrate the single-photon transitions between the qubit ground and excited state. A more thorough analysis of hybrid TLS-qubit systems, from spectroscopy and time-domain measurements, can be found in [21, 22] .
Results and discussion

Relaxation times and quality factors
CPW resonators: For the two CPW resonators on which measurements were made we get a Q 0 ∼ 16 000, at resonance frequency f c ∼ 5 GHz (see table 1 ). The losses agree well with what has been obtained in earlier studies [13] for double-layered substrates with Si and 300 nm thermal SiO 2 , where the resonators are assumed to be limited by the dielectric losses of the substrate. Transmon: The excited state population as a function of delay time, after a π -pulse from the ground state, is shown in figure 4 . The relaxation time, T 1 , was measured to be T 1 = 131 ns at an energy level separation corresponding to f 01 = 3 GHz. This is well below the expected T 1 for this design of qubit [4, 5] , with regard to CPW resonator-qubit coupling and influence from control and back-action, which limits the T 1 to a few µs. We attribute the limiting factors to dielectric material losses, also in agreement with other multi-layer processing of transmon qubits [24] . Indeed, typical transmon qubits with long T 1 are fabricated on low-loss sapphire substrate, with ultra-small tunnel junctions and with no deposited dielectric layers [5] . Phase qubits: The decay time measurements for the two phase qubit samples, PQ-A and PQ-B, gave T 1 = 31 ns at f 01 = 7.9 GHz and T 1 = 130 ns at f 01 = 10.3 GHz, respectively (see figure 4 ). Here the large improvement for PQ-B is attributed to the removal of the deposited SiN x .
Loss estimation
We use the model for the dielectric losses based on electrical dipole TLS residing in the dielectrics to evaluate our qubits [12, 17] . An example of this loss mechanism can be found in the enlargement of the spectroscopy data in figure 3 , as the avoided level crossings from qubit-TLS interaction. It is valuable to get an upper estimate on how much the different dielectrics, AlO x , SiN x , and SiO 2 /Si, contribute to the total loss of the qubits. Since the coupling is through electric field, the main loss is due to the electric field inside a dielectric or, equivalently, electric energy stored on the capacitive elements of the devices. The dielectric losses for a capacitor can be expressed with a complex permittivity ε = ε 1 −iε 2 , where tan δ = ε 2 /ε 1 . The qubits can be modelled as parallel LC-resonators, where the nonlinear inductance and capacitance are defined through the Josephson junction and the geometrical surroundings. At resonance the electric energy of the resonator is E e = |V rms | 2 4 C . In table 1, the relaxation times for our devices have been recalculated into equivalent tangent loss factors, through the relations Q = 2π f 01 T 1 and tan δ = 1/Q [12] . By weighting the contributions from the different dielectrics to the total loss, with their respective capacitance fraction of the total capacitance, we can extract the material loss factors [24] . The total loss can be written as tan δ = i P i tan δ i , where P i = C i /C is the capacitance fraction for the ith included dielectric, C i and tan δ i its respective capacitance and loss tangent, and C the total capacitance.
Our qubits contain both IDC and plate capacitor (tunnel junction) geometries (see figures 2(c) and (d)). To get the individual capacitances we have estimated them from well-known geometrical methods. For the IDCs we have used the method of conformal mapping to get the capacitance on multi-layer dielectric stacks [25, 26] . For the IDCs in particular, we have used this method to estimate how large a fraction of the electric energy is stored in the covering SiN x layer and the substrate, respectively. The dielectric thicknesses are t SiO x = 300 nm and t SiN x = 250 nm and we have used dielectric constants ε SiN x 7.5, ε SiO 2 3.9 and ε Si 11.9. 19% of the energy of the IDC is stored in the SiN x , 71% in the substrate SiO x and Si stack and the remainder in the vacuum. SiN x also plays a role in the transmon, and from a similar estimation the energy stored in the IDCs SiN x is ∼7%. The capacitances for the tunnel junctions we have estimated with a value of 60 fF µm −2 , which is the value obtained from measurements on 0.5-2 µm 2 tunnel junctions made with the same process [18] . We have excluded capacitances that contribute <1% to C . The included capacitances and the material weights are presented in table 2. The CPW resonators are made in the last steps of processing, and we assume them to be limited by the losses from the substrate dielectrics. The fitting procedure is a least square method for the linear system of equations having the form Ax = b, with A being the matrix of material weights; b is a vector with elements of the measured loss and x is the fitted vector of tan δ for the dielectrics of our process:
We include all data from the qubits and the CPW resonators in the fit. In table 3, the solutions x, tan δ for the dielectrics are presented and we find that the losses are in good agreement with results from similar measurements from other groups [13, 14, 24] . This analysis is based on the estimated values of the capacitances with errors that can be quantified. The uncertainty in the lateral dimensions of our process is <20%, which will introduce errors in the capacitance estimates for both the IDCs and tunnel junctions. For the tunnel junctions, additional uncertainty comes from using the measured junction capacitances from similar devices, which we estimate to be <40%. We have made an error analysis by allowing an input uncertainty of the capacitance values according to the dimension uncertainties from the process. In table 3, the resulting propagating errors of the fit are included. The uncertainties fall within reasonable limits and do not change the conclusions from our analysis. A comparison of how the different dielectrics contribute to the total loss can be found table 4. The sum of each device's loss contributions in table 4 agrees well with the measured losses (see table 1 ). It is important to point out that the results from the different samples have been measured at different frequencies (see table 1 ), but the distribution in the number of TLS and strengths of coupling to the qubits has been reported to be fairly uniform in this frequency range [12, 21] .
The number and strength of avoided level crossings seen in the spectroscopic data (see figure 3) can be used to compare our results from relaxation time measurements [12] . We find a defect density σ h ∼ 2.4 (GHz µm 2 ) −1 and the maximum level splitting S max /h ∼ 0.02 GHz from samples PQ-A and PQ-B and this gives a lifetime, T 1 ∼ 185 ns. Here we have used the relation 1/T 1 = (π/6)σ AS 2 max /h derived in [12] , which describes the lifetime in tunnel junctions from the strength and density of avoided level crossings. Translated into dielectric loss factors for the tunnel junctions in PQ-A and PQ-B the results are tan δ AlO x = 1.1 × 10 −4 and tan δ AlO x = 8.4 × 10 −5 , respectively. Since the phase qubits seems to be limited by the additional losses to the SiN x and substrate according to our analysis, we compare these values to the weighted loss tangents for AlO x found in table 4. For PQ-B they are in very good agreement with the spectroscopic data, while there is a larger discrepancy for PQ-A. This is explained by the dominant loss to SiN x for PQ-A compared to the almost equal loss to the substrate for PQ-B, which results in a greater error for the loss to AlO x in PQ-A.
Summary and conclusions
By comparing the excited lifetimes and analysing the material losses, we were able to extract the contributions from different materials to the total loss of each device (see table 4 ). The result from the spectroscopic data also agrees well with our analysis, and hence strengthens its validity. For PQ-A it is evident that the deposited SiN x on top of the IDC contributes to its lower performance compared to sample PQ-B, where it has been removed. The lifetime of PQ-B is increased by more than a factor of 4, and is limited by the roughly equal losses coming from the AlO x and the shunting IDC on the substrate. This indicates that post-processing steps, which potentially could be harmful to the tunnel junction quality, actually improve the qubit lifetime. The best phase qubits to date, based on multi-layer tunnel junction processing, have had the shunting IDC capacitor replaced by a plate capacitor with a low-loss dielectric made of a-Si:H. This gives lifetimes roughly three times better than those reported here [27] . An analysis similar to that done here indicates that these qubits are not limited by the dielectric losses, and it is speculated that losses are instead due to non-equilibrium quasiparticles [28] . From the data in table 4, it can be seen that the transmon qubit is clearly limited by the tunnel junction AlO x quality, in its current design. Losses one order of magnitude lower were reported for micron-sized AlO x tunnel junctions, with epitaxially grown Al 2 O 3 , where the transmon relaxation time was measured to be T 1 = 0.76 µs [24] . We have provided support for the assumption that material losses from dielectric layers limit the coherence of multi-layer JJ qubits. At the same time, these qubit coherence measurements can also be understood as a way to characterize the losses in materials at high frequency and low probe power. We have shown that this type of loss characterization works well for quantifying the quality of our highly scalable process, even with data from different qubit types. Previous work on various superconducting qubits has also indicated that among the sources of decoherence are the losses in the dielectric materials used for fabrication. However, different qubits were fabricated with different technologies and by different laboratories, and this diversity has precluded so far a clear comparison. In this paper we present for the first time a comparison between qubits of two different types fabricated with the same technology, thus allowing us to present a consistent picture of the effects of material losses in multi-layer JJ quantum bits.
The information from our analysis should be helpful for improving future sample designs, where the limits of these materials can be approached. It should be possible for the phase qubits fabricated by means of this technology to reach values similar to those in [27] , where the qubit performance is limited by other loss mechanisms [28] . The number of TLSs is proportional to the junction dimensions, and by reducing the tunnel junction size, the losses due to AlO x can be reduced [12] . In combination with an increased IDC capacitance on optimized substrates, such as sapphire or low-loss Si [13] , the phase qubit dielectric loss could be reduced by almost one order of magnitude, hence not being the limiting factor. Furthermore, for the transmon qubits, improvements of a factor of 3 could be obtained by using a low-loss substrate and reducing the tunnel junctions area to the limit of standard i-line projection lithography ∼0.5 µm. To approach quality similar to that for transmons fabricated with e-beam lithography with in situ double-angle evaporation, resulting in T 1 > 2 µs, an improved process is needed. Such a process should have improved AlO x quality, obtained for example with epitaxial AlO x [15, 24] , or utilize e-beam lithography for smaller tunnel junction definition.
